



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

| | | |
|---|-----------|---|
| (51) International Patent Classification: G06F 17/00 | A2 | (11) International Publication Number: WO 00/36525 (43) International Publication Date: 22 June 2000 (22.06.2000) |
| (21) International Application Number: PCT/US99/30240 (22) International Filing Date: 17 December 1999 (17.12.1999) (30) Priority Data: 09/213,744 17 December 1998 (17.12.1998) US (60) Parent Application or Grant KLA-TENCOR CORPORATION [/]; (). GLASSER, Lance, A. [/]; (). YE, Jun [/]; (). JUANG, Shaoh-Teh [/]; (). ALLES, David, S. [/]; (). WILEY, James, N. [/]; (). OLYNICK, Mary, R.; (). | | Published |
| (54) Title: MECHANISMS FOR MAKING AND INSPECTING RETICLES (54) Titre: MECANISME DE FABRICATION ET D'INSPECTION DE RETICULES (57) Abstract <p>A reusable circuit design (250, 300) for use with electronic design automation EDA tools in designing integrated circuits is disclosed, as well as reticle inspection and fabrication methods that are based on such reusable circuit design. The reusable circuit design (250, 300) is stored on a computer readable medium and contains an electronic representation of a layout pattern (260, 258, 302) for at least one layer of the circuit design on an integrated circuit. The layout pattern includes a flagged critical region which corresponds to a critical region (256, 304) on a reticle or integrated circuit that is susceptible to special inspection or fabrication procedures. In one aspect of the reusable circuit design, the special analysis is performed during one from a group consisting of reticle inspection, reticle production, integrated circuit fabrication, and fabricated integrated circuit inspection.</p> (57) Abrégé <p>L'invention concerne une conception réutilisable de circuits (250, 300) destinée à être utilisée avec des instruments d'automatisation de la conception de circuits (EDA) qui servent à concevoir des circuits intégrés, de même que des procédés d'inspection et de fabrication de réticules ainsi que des procédés d'inspection et de fabrication de réticules se fondant sur cette conception réutilisable de circuits. La conception réutilisable de circuits (250, 300) est stockée sur un support lisible par ordinateur; elle contient une représentation électronique d'un motif de configuration (260, 258, 302) pour au moins une couche de conception de circuit sur un circuit intégré. Le motif de configuration comprend une région critique signalée avec des drapeaux qui correspond à une région critique (256, 304) sur un réticule ou un circuit intégré susceptibles de nécessiter des procédures d'inspection ou de fabrication spéciales. Dans un aspect de cette conception réutilisable de circuits, l'analyse spéciale est appliquée à l'un des processus faisant partie du groupe suivant: inspection de réticules, production de réticules, fabrication de circuits intégrés et inspection de circuits intégrés fabriqués.</p> | | |

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

| | | |
|---|-----------|---|
| (51) International Patent Classification 7 : G06F 17/00 | A2 | (11) International Publication Number: WO 00/36525 (43) International Publication Date: 22 June 2000 (22.06.00) |
| (21) International Application Number: PCT/US99/30240 (22) International Filing Date: 17 December 1999 (17.12.99) (30) Priority Data: 09/213,744 17 December 1998 (17.12.98) US (71) Applicant: KLA-TENCOR CORPORATION [US/US]; 160 Rio Robles, San Jose, CA 95134-1809 (US). (72) Inventors: GLASSER, Lance, A.; 19753 Via Escuela Drive, Saratoga, CA 95070 (US). YE, Jun; 3025 South Court Street, Palo Alto, CA 94300 (US). JUANG, Shaoh-Teh; 13875 Malcom Avenue, Saratoga, CA 95070 (US). ALLES, David, S.; 25 Rockpoint Lane, Los Altos, CA 94024 (US). WILEY, James, N.; 1200 Woodland Avenue, Menlo Park, CA 94025 (US). (74) Agent: OLYNICK, Mary, R.; Beyer & Weaver, LLP, P.O. Box 61059, Palo Alto, CA 94306 (US). | | (81) Designated States: JP, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE). Published <i>Without international search report and to be republished upon receipt of that report.</i> |

(54) Title: **MECHANISMS FOR MAKING AND INSPECTING RETICLES**

(57) Abstract

A reusable circuit design (250, 300) for use with electronic design automation EDA tools in designing integrated circuits is disclosed, as well as reticle inspection and fabrication methods that are based on such reusable circuit design. The reusable circuit design (250, 300) is stored on a computer readable medium and contains an electronic representation of a layout pattern (260, 258, 302) for at least one layer of the circuit design on an integrated circuit. The layout pattern includes a flagged critical region which corresponds to a critical region (256, 304) on a reticle or integrated circuit that is susceptible to special inspection or fabrication procedures. In one aspect of the reusable circuit design, the special analysis is performed during one from a group consisting of reticle inspection, reticle production, integrated circuit fabrication, and fabricated integrated circuit inspection.



FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

| | | | | | | | |
|----|--------------------------|----|--|----|--|----|--------------------------|
| AL | Albania | ES | Spain | LS | Lesotho | SI | Slovenia |
| AM | Armenia | FI | Finland | LT | Lithuania | SK | Slovakia |
| AT | Austria | FR | France | LU | Luxembourg | SN | Senegal |
| AU | Australia | GA | Gabon | LV | Latvia | SZ | Swaziland |
| AZ | Azerbaijan | GB | United Kingdom | MC | Monaco | TD | Chad |
| BA | Bosnia and Herzegovina | GE | Georgia | MD | Republic of Moldova | TG | Togo |
| BB | Barbados | GH | Ghana | MG | Madagascar | TJ | Tajikistan |
| BE | Belgium | GN | Guinea | MK | The former Yugoslav Republic of Macedonia | TM | Turkmenistan |
| BF | Burkina Faso | GR | Greece | ML | Mali | TR | Turkey |
| BG | Bulgaria | HU | Hungary | MN | Mongolia | TT | Trinidad and Tobago |
| BJ | Benin | IE | Ireland | MR | Mauritania | UA | Ukraine |
| BR | Brazil | IL | Israel | MW | Malawi | UG | Uganda |
| BY | Belarus | IS | Iceland | MX | Mexico | US | United States of America |
| CA | Canada | IT | Italy | NE | Niger | UZ | Uzbekistan |
| CF | Central African Republic | JP | Japan | NL | Netherlands | VN | Viet Nam |
| CG | Congo | KE | Kenya | NO | Norway | YU | Yugoslavia |
| CH | Switzerland | KG | Kyrgyzstan | NZ | New Zealand | ZW | Zimbabwe |
| CI | Côte d'Ivoire | KP | Democratic People's Republic of Korea | PL | Poland | | |
| CM | Cameroon | KR | Republic of Korea | PT | Portugal | | |
| CN | China | KZ | Kazakhstan | RO | Romania | | |
| CU | Cuba | LC | Saint Lucia | RU | Russian Federation | | |
| CZ | Czech Republic | LI | Liechtenstein | SD | Sudan | | |
| DE | Germany | LK | Sri Lanka | SE | Sweden | | |
| DK | Denmark | LR | Liberia | SG | Singapore | | |
| EE | Estonia | | | | | | |

Description

5

10

15

20

25

30

35

40

45

50

55

MECHANISMS FOR MAKING AND INSPECTING RETICLES**BACKGROUND OF THE INVENTION**

The present invention relates generally to integrated circuit design and fabrication systems. More specifically, the invention relates to mechanisms for generating and inspecting reticles.

Generation of reticles and subsequent optical inspection of such reticles have become standard steps in the production of semiconductors. Initially, circuit designers provide circuit pattern data, which describes a particular integrated circuit (IC) design, to a reticle production system, or reticle writer. The circuit pattern data is typically in the form of a representational layout of the physical layers of the fabricated IC device. The representational layout typically includes a representational layer for each physical layer of the IC device (e.g., gate oxide, polysilicon, metallization, etc.), wherein each representational layer is composed of a plurality of polygons that define a layer's patterning of the particular IC device.

The reticle writer uses the circuit pattern data to write (e.g., typically, an electron beam writer or laser scanner is used to expose a reticle pattern) a plurality of reticles that will later be used to fabricate the particular IC design. A reticle inspection system may then inspect the reticle for defects that may have occurred during the production of the reticles.

5 A reticle or photomask is an optical element containing transparent and
opaque, semi-transparent, and phase shifting regions which together define the pattern
of coplanar features in an electronic device such as an integrated circuit. Reticles are
10 used during photolithography to define specified regions of a semiconductor wafer for
etching, ion implantation, or other fabrication process. For many modern integrated
15 circuit designs, an optical reticle's features are between about 1 and about 5 times
larger than the corresponding features on the wafer. For other exposure systems (*e.g.*,
x-ray, e-beam, and extreme ultraviolet) a similar range of reduction ratios also apply.

20 Optical reticles are typically made from a transparent medium such as a
borosilicate glass or quartz plate on which is deposited on an opaque and/or semi-
25 opaque layer of chromium or other suitable material. However, other mask
technologies are employed for direct e-beam exposure (*e.g.*, stencil masks), x-ray
exposure (*e.g.*, absorber masks), etc. The reticle pattern may be created by a laser or
30 an e-beam direct write technique, for example, both of which are widely used in the
art.

35 After fabrication of each reticle or group of reticles, each reticle is typically
inspected by illuminating it with light emanating from a controlled illuminator. An
40 optical image of the reticle is constructed based on the portion of the light reflected,
transmitted, or otherwise directed to a light sensor. Such inspection techniques and
45 apparatus are well known in the art and are embodied in various commercial products
such as many of those available from KLA-Tencor Corporation of San Jose,
California.

5 During a conventional inspection process, the optical image of the reticle is
typically compared to a baseline image. The baseline image is either generated from
the circuit pattern data or from an adjacent die on the reticle itself. Either way, the
10 optical image features are analyzed and compared with corresponding features of the
baseline image. Each feature difference is then compared against a single threshold
value. If the optical image feature varies from the baseline feature by more than the
15 predetermined threshold, a defect is defined.

20 Although conventional reticle inspections provide adequate levels of detection
accuracy for some applications, other applications require a higher sensitivity or
lower threshold value (for identifying defects) while other applications require less
25 stringent, higher threshold levels. Since conventional inspections analyze all features
of a given type of reticle with the same threshold and analysis algorithm, some
features are inspected too stringently while other are not inspected stringently enough.
30

For example, critical features of an integrated circuit typically include gate
widths of the semiconductor transistor devices. That is, a gate width on the reticle
35 needs to produce a corresponding gate width on the circuit pattern within a relatively
small margin of error in order for the fabricated IC device to function properly. If the
threshold is set too high, these critical gate areas are not checked adequately enough.
40 Conversely, other features, such as the widths of the interconnections between gate
areas, do not affect the function of the integrated circuit as much as the gate area
45 width and, thus, do not need to be inspected as stringently as other features, such as
gate width. If the threshold is set too low, too many of these noncritical features may
50

5 be defined as defects such that the inspection results are difficult to interpret and/or
computational resources are overloaded.

10 In sum, conventional inspection systems waste valuable resources by
inspecting regions of the reticle too stringently, and not reliably inspecting other
regions stringently enough. In other words, the above described inspection system
15 fails to reliably detect defects within critical areas and inefficiently inspects
noncritical regions where somewhat larger defects will not present a problem.
Conventional inspection systems and techniques are unable to distinguish between
20 critical and noncritical areas of the reticle. Put in another way, conventional design
documentation (e.g., electronic reticle or integrated circuit information) fails to
25 adequately transmit the IC designer's intent regarding the circuit tolerance and
resulting IC device dimensions to reticle writer systems, reticle inspection systems,
and ultimately wafer inspection systems.
30

What is needed is improved IC documentation and apparatus for efficiently
35 and reliably writing and inspecting reticles and wafers for determining whether a
reticle has defects in critical areas, as well as noncritical areas.

5

SUMMARY OF THE INVENTION

10

15

20

Accordingly, the present invention addresses the above problems by providing apparatus and methods for transmitting the designer's intent to the pattern generator, the reticle inspection system and ultimately to the wafer inspection system and for efficiently and reliably inspecting reticles. The present invention provides mechanisms for flagging critical or noncritical regions of an IC circuit pattern data base. Other design flow procedures, such as reticle production and inspection and IC device fabrication, may then be based on the flagged critical or noncritical areas of the IC circuit pattern database.

25

30

35

40

In one embodiment, a circuit design for use with electronic design automation (EDA) tools in designing integrated circuits is disclosed. The circuit design is stored on a computer readable medium and contains an electronic representation of a layout pattern for at least one layer of the circuit design on an integrated circuit. The layout pattern includes a flagged critical region which corresponds to a critical region on a reticle or integrated circuit that is susceptible to a special inspection or fabrication procedure. The flagged critical region contains a flag that is readable by an inspection or fabrication system. In a preferred embodiment, the circuit design is reusable.

45

50

55

In one aspect of the circuit design, the special analysis is performed during a technique selected from the group consisting of reticle inspection, reticle production, integrated circuit fabrication, and fabricated integrated circuit inspection. In another aspect of the invention, the circuit design includes (i) a base representation containing

5 the entire layout pattern without denoting the flagged critical region and (ii) a shadow
representation that flags the critical region without denoting the entire layout pattern.
10 In one embodiment, both the base and shadow representations are configured to
together provide instructions for generating or inspecting a single reticle.

15 In another aspect of the invention, a method of producing a reticle for an
integrated circuit device is disclosed. An electronic representation is provided to a
reticle producing system. The electronic representation has a flagged critical region
20 that indicates to the reticle producing system that an associated critical region of the
reticle requires a special production technique. A reticle based on the electronic
representation is produced. The critical region of the reticle associated with the
25 flagged critical region of the electronic representation is produced via the special
production technique and other regions of the reticle are produced via a normal
production technique. A computer readable medium for storing computer readable
30 code that implements the above reticle production method is also described.

35 In another method aspect of the invention, a method of inspecting a reticle for
defining a circuit layer pattern is provided. The reticle has a special analysis region
associated with a critical region and a normal analysis region associated with a
40 normal region. An electronic representation of the circuit layer pattern is provided.
The representation has a normal region of the pattern and a flagged critical region of
the pattern. A test reticle image of the reticle is provided. A baseline representation
45 containing an expected pattern of the test reticle image is also provided. The test
reticle image is compared to the baseline representation such that (i) regions of the

5 test reticle image and the baseline representation corresponding to the normal analysis
region of the reticle are compared via a normal analysis and (ii) regions of the test
reticle image and the baseline representation corresponding to the special analysis
10 region of the reticle are compared via a special analysis.

In a preferred embodiment, the comparison further includes determining
15 whether a special parameter of the special analysis region is within a first threshold of
an associated parameter of the baseline special analysis region. The comparison also
may include determining whether a normal parameter of the special analysis region is
20 within a second threshold of an associated parameter of the baseline normal analysis
region. A computer readable medium for storing computer readable code that
25 implements the above reticle inspection method is also described.

In another apparatus aspect, a circuit design for use with electronic design
30 automation (EDA) tools in designing integrated circuits is disclosed. The circuit
design is stored on a computer readable medium and contains an electronic
representation of a layout pattern for at least one layer of the circuit design on an
35 integrated circuit. The layout pattern includes a flagged noncritical region which
corresponds to a noncritical region on a reticle or integrated circuit that is susceptible
to special inspection or fabrication procedure. The flagged noncritical region contains
40 a flag that is readable by an inspection or fabrication system.

In an alternative embodiment, the special inspection procedure includes using
45 a low stringency threshold to compare the noncritical region of the reticle or
integrated circuit to the flagged noncritical region of the layout pattern and using a
50

5 normal stringency threshold to compare a normal region of the reticle or integrated
circuit that is outside of the flagged noncritical region to a normal region of the layout
10 pattern that is outside the flagged noncritical region of the layout pattern.

The present invention has several advantages. For example, the present
invention allows more than one type of inspection, an enhanced or special inspection
15 and a normal inspection. This feature results in significant improvements to the
inspection process by providing flexible inspection techniques for various
20 applications. Additionally, by facilitating an enhanced inspection for certain critical
areas of the reticle and/or wafer, the present invention may contribute to significant
increases in device yield. That is, as IC device speed increases, structures must meet
25 tighter tolerance requirements, and the present invention provides mechanisms for
meeting these tighter tolerance requirements economically, that is, without requiring
all features to be patterned and inspected to the tighter tolerance requirements.
30

These and other features and advantages of the present invention will be
presented in more detail in the following specification of the invention and the
35 accompanying figures which illustrate by way of example the principles of the
invention.
40

5

BRIEF DESCRIPTION OF THE DRAWINGS

10

The present invention will be readily understood by the following detailed description in conjunction with the accompanying drawings, wherein like reference numerals designate like structural elements, and in which:

15

Figure 1 is a flowchart illustrating an integrated circuit design process in accordance with one embodiment of the present invention.

20

Figure 2 is a diagram of two electronic representations of layout patterns used to fabricate a transistor in accordance with one embodiment of the present invention.

25

Figure 3 is a diagram of a portion of a circuit pattern database having a base layer representation and a shadow representation in accordance with one embodiment of the present invention.

30

Figure 4 is a diagrammatic representation of a circuit pattern layout in accordance with one embodiment of the present invention.

35

Figure 5A through 5C are corresponding database structures that represent the circuit pattern layout of Figure 4 in accordance with three embodiments of the present invention.

40

45

Figure 6 is a flowchart illustrating the operation of Figure 1 of inspecting and evaluating the fabricated reticle in accordance with one embodiment of the present invention.

50

55

5 Figure 7 is a flowchart illustrating the operation of Figure 6 of comparing the
test and baseline images in accordance with one embodiment of the present invention.

10 Figure 8A is a diagram of a first example of an enhanced analysis and a
normal analysis in accordance with one embodiment of the current invention.

15 Figures 8B and 8C are diagrams of a second and third example of an enhanced
analysis and a normal analysis in accordance with one embodiment of the current
invention.

20 Figure 9 shows a reticle inspection station-reticle stocker station upon which
process of Figure 6 of inspecting the reticle would be implemented in a preferred
25 embodiment of the present invention.

DETAILED DESCRIPTION OF SPECIFIC EMBODIMENTS

Reference will now be made in detail to a specific embodiment of the invention. An example of this embodiment is illustrated in the accompanying drawings. While the invention will be described in conjunction with this specific embodiment, it will be understood that it is not intended to limit the invention to one embodiment. On the contrary, it is intended to cover alternatives, modifications, and equivalents as may be included within the spirit and scope of the invention as defined by the appended claims. In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. The present invention may be practiced without some or all of these specific details. In other instances, well known process operations have not been described in detail in order not to unnecessarily obscure the present invention.

Figure 1 is a flowchart illustrating an integrated circuit design process 100 in accordance with one embodiment of the present invention. Initially, in operation 102, an integrated circuit (IC) device is designed using any suitable design techniques. For example, an IC designer may use preexisting schematic library blocks to form the IC device using, for example, electronic design automation (EDA) tools. In some cases, the IC designer may create the IC device or part of the IC device from scratch with the aid of any suitable design system, such as conventional computer aided design (CAD) tools. For example, the IC designer may use a schematic CAD tool to plan the logic diagrams for a particular IC device. Still further, the IC designer may write a

5 description of the IC device or portions of the IC device with the aid of a hardware design language, such as VHDL.

10 Next, in operation 104 the IC designer generates a circuit pattern database (commonly referred to as a "layout") from the IC design in operation 104. The circuit pattern database is composed of a plurality of electronic representations of layout
15 patterns for IC layers that are later converted into a plurality of reticles that are used to fabricate a plurality of physical layers of an IC device. Each physical layer of the fabricated IC device corresponds to one of the reticles and an associated one of the electronic representations of the circuit pattern database. For example, one electronic
20 representation may correspond to a diffusion pattern on a silicon substrate, another to a gate oxide pattern, another to a gate polysilicon pattern, another to a contact pattern on an interlayer dielectric, another to a line pattern on a metallization layer, and so on. Each electronic representation is composed of a plurality of polygons or other shapes
25 (herein, referred to as "figures"), which together define the reticle pattern.

35 The circuit pattern database may be generated using any suitable technique, for example, by using EDA or CAD tools. For example, the IC designer may manually lay out the circuit patterns for the IC device with or without preexisting library cells. Alternatively, a synthesis tool may automatically create circuit patterns
40 for the IC device from scratch or by piecing together preexisting library cells.

45 In this invention, the circuit pattern database may include flagged portions of particular electronic representations that will be used to inform an inspection system to inspect corresponding portions of the reticle and/or fabricated IC device according
50

5 to a special inspection process. The flagged portions may also be used to inform a
fabrication system to fabricate corresponding portions of the reticle and/or IC device
10 according to a special fabrication process. Mechanisms for flagging portions of the
database and using such flagged portions to inspect or fabricate a reticle or IC device
are further described below.

15 After the circuit pattern database is generated, the circuit pattern database is
used to produce a plurality of reticles in operation 106. The reticles may be produced
20 by any suitable pattern generator or reticle writer equipment, such as a MEBES™
4500, commercially available from ETEC of Hayward, California.

25 Each reticle corresponds to one or more electronic representation(s) from the
circuit pattern database. A reticle is then inspected in operation 108, and it is
determined whether the reticle passes inspection in operation 110. If the reticle
30 passes inspection, the reticle may then be used to fabricate a physical layer of the IC
device in operation 112. However, if the reticle does not pass inspection, the reticle is
either repaired or remade in operation 114, and the new reticle is inspected in
35 operation 108. Operations 106 through 112 are implemented for each electronic
representation of the circuit pattern database.

40 The present invention may be implemented on any suitable inspection tools.
For example, a KLA 301 or 351 Reticle Inspection Tool, commercially available from
45 KLA-Tencor of San Jose, California, may be employed. One embodiment of an
inspection system is described below in reference to Figure 9.

5 At least one of the electronic representations of the circuit pattern database
will include one or more flagged critical regions and other nonflagged normal
regions. The flagged region(s) will later be used to indicate that corresponding
10 critical region(s) of the reticle or of the fabricated IC device requires a special
inspection or fabrication procedure.

15 The flagged region(s) may be flagged by any suitable technique for
distinguishing the flagged region(s) from other regions of the layer. For example, an
electronic representation of a given layer may contain specific flags or tags on certain
20 ones of the "figures" making up that representation. In another embodiment, a
specific layer designation may be used to identify or flag the critical region(s). In
other words, two layer types are used together to represent the same circuit layer
representation. (The layer type containing the flagged regions is sometimes referred
25 to herein as a "shadow representation." The other layer type is sometimes referred to
herein as a "base representation.")

30 Both the shadow and base representation may be used to form the same
reticle, as well as for inspecting the fabricated reticle. Alternatively, an electronic
representation may include multiple different shadow representations for flagging
different types of critical regions on the same reticle. For example, one shadow
35 representation may flag regions to be inspected with a high stringency threshold level
or sensitivity level, while another may flag regions to be inspected with a special
algorithm. Alternatively, noncritical regions may be flagged to indicate that the
40

5 corresponding flagged regions are to be inspected with a low stringency threshold level, as compared to the normal regions.

10 Figure 2 is a diagram of two electronic representations of layout patterns used to fabricate a transistor. Together, the two electronic representations provide a transistor representation 250 in accordance with one embodiment of the present invention. As shown, the transistor representation 250 includes (i) a poly layer
15 electronic representation 254 representing a polysilicon layer of the transistor, and (ii) a diffusion layer electronic representation 252 representing the layout of a diffusion on a semiconductor substrate. The poly layer electronic representation 254 provides the pattern of the polysilicon layer including a gate area of the transistor 250.

25 The diffusion layout pattern is indicated by a dotted boundary in electronic representation 252. Residing within the dotted boundary is an active region 258. It contains no critical regions and so has no flagged regions in this example. The polysilicon layout pattern is indicated by a solid boundary in electronic representation 254. Residing within the solid boundary is a polysilicon strip 260. It contains a
35 flagged critical region 256 at its gate electrode. In poly level electronic representation 254, the critical region is defined by the intersection of active region 258 (from the diffusion electronic representation) and polysilicon strip 260. Thus, poly electronic representation 254 includes both a critical region 256 and a normal region including
40 all of region 260 or at least the portions of 260 lying outside of critical region 256.

45 The flagged region may be used to perform enhanced inspections and/or fabrication procedures for the reticle and/or fabricated IC device. For example,

5 although the flagged critical region and unflagged regions may both be used to make
the polysilicon reticle, the flagged critical region may also be used to indicate that the
10 corresponding critical region of the reticle may be subject to an enhanced inspection.
By way of another example, the flagged critical region may be used to indicate the
corresponding critical region of the reticle may be subject to enhanced reticle
15 fabrication procedures, such as using a relatively narrow electron beam to write the
critical region of the reticle.

20 Any suitable technique may be implemented for distinguishing the normal and
critical regions. Two examples will now be provided to illustrate the range of
options. One way to flag the critical regions is to use one or more shadow
25 representation(s). Each shadow representation may flag one or more specific critical
region(s) of a layout pattern for a level of the integrated circuit design under
consideration.

30 In addition to the shadow representation(s), the electronic representation for a
layer of a circuit design may include a base representation containing the entire
35 pattern (or at least those portions of the pattern outside the flagged region(s) in the
shadow layer) of the layer under consideration. If the base representation includes the
entire pattern, it may be used by itself to fabricate the reticle, while the shadow
40 representation is merely used to indicate a critical region of the reticle that requires an
enhanced inspection or fabrication. Thus, the base representation may be provided to
45 the pattern generator or reticle writer so that reticles may be fabricated from the base
representation, while the shadow representation(s) are passed through to the

5 inspection or fabrication equipment so that the reticles or fabricated IC devices may
be inspected based on the shadow representation(s). Alternatively, the shadow
representation(s) may also be used to fabricate the associated critical regions of the
10 reticle (or possibly the IC device).

More than one type of shadow representation may be used to indicate different
15 types of inspection or fabrication procedures. For example, a set of shadow regions
may be used to flag different regions of the reticle that require different inspection
thresholds. By way of another example, the shadow regions may be used to flag
20 different regions of the reticle that require qualitatively different inspection
procedures, such as checking the region's area size or average width, as compared to
25 merely checking the region's edge position.

Following from the example of Figure 2, Figure 3 is a diagram of a portion of
30 a circuit pattern database 300 having a base representation 306 and a shadow
representation 308. Together representations 306 and 308 may denote a polysilicon
layer of a transistor. In one embodiment, the base representation may be used to
35 fabricate a reticle, while the shadow representation is not used to fabricate a reticle.
Instead, the shadow representation may only be used to inspect the reticle or
40 fabricated IC device or to fabricate the IC device. Alternatively, both the base and
shadow representations may be used to fabricate the reticle. In this case, the critical
regions of the shadow representation specify a special fabrication procedure (e.g.,
45 enhanced resolution by using narrower electron beams) while the base representation
generally specifies a normal resolution fabrication procedure.

5 For inspection, the shadow representation may be used alone or in conjunction
with the base representation. When both representations are used, the base
representation will be provided to an inspection system to specify those regions of the
10 reticle or wafer subject to a normal inspection procedure. The shadow representation,
in contrast, will tell the inspection system which regions of the reticle or wafer require
special inspection. When the shadow representation is used alone, the inspection
15 system may inspect only those regions provided in the shadow representation (which
includes at least the critical regions). Alternatively, the shadow region may be used to
20 indicate areas requiring reduced sensitivity or no inspection at all.

In the example shown, the base representation 306 defines the pattern of a
25 polysilicon strip 302 that includes a critical portion 304 that is flagged as region 310
in underlying shadow representation 308. That is, critical portions are flagged by
adjacent shadow representations. As described above, the shadow representation may
30 then be used to perform special inspections and/or fabrication procedures for the
reticle and/or fabricated IC device. Note that when a shadow representation is used,
35 the critical region may not need to be flagged in the base representation.

The base and shadow representation may take any convenient form readable
40 by inspection or fabrication systems (or computers controlling such systems).
Preferably, they take the form of files or other suitable machine readable data
containing a list of figures (shapes or polygons) and their associated positions in a
45 reticle or die layout. Various standard formats for such geometric layouts are
available and widely used.

5 Another technique for flagging critical regions of an electronic representation
of circuit pattern layout for a particular layer involves providing a modified base or
10 standard representation of the layer. This embodiment does not rely on a shadow
representation. In this embodiment, a file or database table for the circuit layer under
consideration contains a list of figures defining the pattern layout and an associated
15 flag for at least those figures comprising a critical region.

Any suitable database structure may be implemented for the circuit pattern
20 database of the present invention. Figure 4 is a diagrammatic representation of a
circuit pattern layout 400, and Figure 5A through 5C are corresponding database
structures that represents the circuit pattern layout 400 of Figure 4 in accordance with
25 three embodiments of the present invention. A circuit pattern layout (such as that
depicted in Figure 4) may be provided as a reusable library cell for use with EDA
tools, an original design custom made for a particular integrated circuit, or any other
30 electronic representation used to depict layers in an integrated circuit design.
Although only one layer is represented in the databases of Figures 5A through 5C, of
35 course, the database may include the entire set of layers that correspond to all
physical layers of a particular IC device.

40 As shown, the circuit pattern 400 includes a plurality of cell A's 410. Each
cell A 410 includes a plurality of figures. As mentioned above, figures may be
polygons or other shapes that when depicted together form an IC layer's pattern
45 representation. For example, cell 410a includes figures 402a, 404a, 406a, and 408a.
Each layer and cell may have one or more figures. Together these figures may define

5 the patterning of a polysilicon layer at a specific location on an integrated circuit.
Alternatively, they may define the patterning of diffusions in a substrate, a
metallization layer, etc. The circuit pattern 400 also includes a plurality of cell B's
10 412 that are each composed of two cell A's 410. Each figure may also be flagged and
associated with a particular tag or flag as shown in Figures 5A through 5C.

15 The database structures may be organized in any suitable form. For example,
the database structures may be in the form of a hierarchical list of figures and cells.
As shown in Figure 5A, the database 500 for a single layer ("layer #1") of the circuit
20 design includes a cell A definition 502, a cell B definition 504, and a listing of cells
506. The cell A definition 502 includes four figures (figures 1 through 4). Each
25 figure has a set of coordinates that denote the sizes and position of each figure within
a cell A. The cell B definition 504 includes two cell A's and their respective relative
positions. The listing of cells 506 represent the cells of Figure 4. Thus, the listing
30 506 includes a cell A that corresponds to the cell A 410a and three cell B's that
correspond to the three cell B's 412a through 412c.

35 Each figure is associated with a particular tag that indicates a type of
inspection or fabrication procedure. Any suitable tag for distinguishing procedure
40 types may be implemented. For example, each tag may indicate one of a plurality
different threshold values for inspecting the corresponding reticle portions. In other
words, the tag is related to how stringently the associated figure is to be inspected.

45 As shown in Figure 5A, a tag may represent one of a plurality of threshold
values, such as a "1" value which indicates a highest threshold, a "2" value which

5 indicates a medium threshold, or a "3" which indicates a lowest threshold.
Alternatively, as shown in Figure 5B, a tag may simply indicate whether or not to
perform an enhanced inspection for the particular figure. For example, the tag is
10 either a "1" or "0" value.

By way of a final example, as shown in Figure 5C, a tag may indicate a
15 particular inspection algorithm is to be implemented for the associated critical area of
the reticle. The tag "gate" may indicate that an enhanced inspection for transistor
gates is to be performed on figure 1. The enhanced inspection for gates may include,
20 for example, checking the average width or length of figure 1. The tag "contact" may
indicate that an enhanced inspection procedure for contacts is to be performed on
figure 3. The enhanced inspection procedure may be especially applicable to
25 checking contacts. For example, the special inspection procedure for contacts may
include checking the area of the contact (figure 3).

The above described tags may facilitate inspection of reticles, as well as the
fabricated IC device. For example, the flags may be used to select a particular
35 inspection algorithm or to select the stringency level (e.g., threshold level) of the
inspection for a particular region of the reticle and/or IC device. Additionally, the
tags may facilitate fabrication of such reticles and/or IC devices. For example, the
40 flagged regions may be used to indicate that special attention and care is to be given
while fabricating the corresponding critical regions of the reticle and/or IC device.

Figure 6 is a flowchart illustrating the operation 108 of Figure 1 of inspecting
and evaluating the fabricated reticle in accordance with one embodiment of the

5 present invention. Initially, in operation 601 a baseline image of the reticle may be
generated or "rendered" from the provided circuit pattern database. The baseline
image may be generated in any suitable manner, such as by merely directly
10 converting the contents of the circuit pattern database into an image. Alternatively,
the circuit pattern database may be rendered by simulating fabrication results from
making a reticle that perfectly matches the circuit pattern database. For example, the
15 corners of a circuit pattern in the baseline image may be rounded to account for corner
rounding that commonly occurs during fabrication of a reticle. The baseline image
may also include simulated optical effects from retrieving an optical image of the
20 simulated reticle. Such optical effects are necessarily encountered when an optical
inspection technique is used to evaluate a reticle. Additionally, a vendor may provide
25 the end user of the reticle, e.g. a fabrication facility, with the baseline image of the
reticle and perform the above described steps of baseline generation phase 601.

30 Alternatively, the baseline image may be generated from an adjacent die of the
reticle in a die-to-die inspection approach. In this approach, the images of two
supposedly identical patterns on a reticle are generated, one for a baseline image and
35 one for a test image described below. Note that many reticles contain the layout
patterns of multiple identical (and adjacent) die.

40 After the baseline image has been provided at operation 601, the reticle is
inspected to obtain a test image of the reticle or a portion of the reticle under analysis
45 in operation 604. Any suitable mechanism may be implemented for obtaining the test
image. For example, an optical or ebeam image be obtained. In operation 606, the

5 test image is compared to the baseline image. This comparison is based, in part, on
the flagged critical regions of the provided circuit pattern database. In other words,
the flagged regions indicate the type of inspection to be performed on the
10 corresponding region of the reticle.

Figure 7 is a flowchart illustrating the operation 606 of Figure 6 of comparing
15 the test and baseline images in accordance with one embodiment of the present
invention. In operation 702, a current region of the reticle is selected for analysis. It
is then determined whether the current region is flagged as a critical region in
20 operation 704.

If the current region is flagged as a critical region, an enhanced analysis is
25 performed on the corresponding critical region of the reticle, or representative test
image, in operation 706. Otherwise, if the current region is not flagged, a normal
analysis is performed in operation 714.
30

The enhanced analysis may include any suitable type of inspection procedure
35 for verifying whether the resulting reticle meets design specifications. In one
embodiment, the enhanced analysis provides a way to inspect more stringently to
determine whether the corresponding critical regions meet design specifications, as
40 opposed to a less stringent inspection of normal, nonflagged regions. For example, an
edge of the critical region on the test image may be compared to an edge of the
baseline image, and it is then determined whether the edge positions vary by more
45 than an enhanced threshold. By way of another example, the enhanced analysis may

5 include a qualitatively different analysis from the normal analysis. That is, a different inspection algorithm is used for the enhanced analysis than for the normal analysis.

10 A normal analysis may be in the form of any inspection procedure that is suitable for implementing on most regions of the reticle (e.g., the non-critical regions of the reticle). For example, the normal analysis may use a conventional threshold for
15 inspecting the normal (or nonflagged) regions of the reticle. Such thresholds are typically less stringent than those employed in critical regions. In other words, some variations from the baseline that would constitute defects under enhanced analysis
20 will not constitute defects under normal analysis. In some cases, the "normal analysis" for some particular types of reticle may actually require no inspection. That is, the reticle features in the unflagged regions may be so unimportant that they are
25 allowed to include any number of defects. CMP markings may be one such type of feature.

30 Figure 8A is a diagram of a first example of an enhanced analysis and a normal analysis in accordance with one embodiment of the current invention. As
35 shown, a test feature 806 (i.e., a feature under analysis) is compared to a baseline feature 808. The baseline feature corresponds to expected results, and the test feature corresponds to actual results of reticle fabrication.

40 During a normal analysis, the test feature's edge positions are merely compared to the baseline feature's edge positions. As shown, a positive difference 802a and a negative difference 802b is calculated for the two edges. A total
45 difference may then be calculated for the test and baseline features. In analyses, the

5 positive and negative differences cancel each other out, so that the total difference
between the feature sizes would be about equal to zero. If the design requirements
specify that the test feature must not vary from the baseline feature by more than a
10 normal threshold, the normal analysis may result in a defect that is undetected. More
typically, the magnitudes of the edge position deviations are summed. In such cases,
15 a defect would normally be found in the Figure 8A example.

However, if some other parameter of the test feature is deemed more
20 important than the positions of the test feature edges relative to the baseline feature
edges, the feature may be flagged to indicate that a qualitatively different inspection is
to be performed. For example, the feature may be flagged as a gate (see Figure 5C) or
25 line to indicate that an average width 804a of the feature under analysis is to be
compared to an average width of the baseline feature 804b. Alternatively, the feature
may be flagged to indicate that the average width of the test feature must be within a
30 predetermined range. These comparisons and analyses might be useful when the line
or gate width is far more critical than an offset in the overall positions of the lines or
35 gates. If both the line width and overall position are important, the region could be
subject to both normal analysis (edge position) and enhanced analysis (line width). In
the example of Figure 8A, a line width analysis would likely indicate that there is not
40 a significant deviation between the baseline and current images (while the normal
edge position analysis would indicate a defect).

45 Figures 8B and 8C are diagrams of a second and third example of an enhanced
analysis and a normal analysis in accordance with one embodiment of the current

5 invention. As shown in Figure 8B, a test feature 856 is compared to a baseline feature
852. During a normal inspection, as described above, edge differences (e.g. 854) are
10 calculated between the test and baseline features. In this example, the edge
differences may be relatively small or could cancel each other out even though the
overall size of the test feature is significantly different from the baseline feature's
15 overall size. In contrast, as shown in Figure 8C, although the test feature 860 has
about the same area size as the baseline feature 858, the edge differences might be
relatively large and not cancel each other out under a normal analysis and, thus, the
20 total edge differences will be significant. In sum, as shown in Figure 8B, significant
area differences may not be detected, and as shown in Figure 8C, identical areas may
result in defect detection.

25
In some applications, normal analysis is not adequate for inspecting certain
critical features of the IC device, such as contacts. That is, the contact needs to be a
30 certain minimum area size to accommodate a particular energy throughput, for
example. Also, the particular shape of a contact is not important, as long as the area
size is adequate. Accordingly, the present invention allows the baseline feature to be
35 flagged to indicate an enhanced inspection that includes checking the area size. For
example, the flag may indicate that the area of the feature under analysis is to be
40 compared to the baseline feature's area. Thus, if the area of certain reticle features is
an important design requirement, the present invention allows corresponding baseline
45 images to be flagged as requiring an enhanced analysis that employs area
comparisons.

5 Turning back to Figure 7, after analysis is complete for the current region, it is
then determined whether there is a defect in operation 708 (e.g., the edge position,
10 area, or line width deviation between the baseline and current images is greater than a
defined threshold). If there is a defect, an error report may be generated in operation
710. It is then determined whether there are any more regions to inspect in operation
15 712. If there are more regions to inspect, a new current region is obtained in
operation 702 and analyzed. Otherwise, if there are no more regions, the process 606
ends.

20 The invention may be used with any suitable inspection or fabrication system.
Figure 9 shows a reticle inspection station-reticle stocker station 900 where process
25 108 of Figure 6 would be implemented in a preferred embodiment of the present
invention. An autoloader 208 for automatically transporting reticles includes a robot
30 212 having an arm 210 extending towards a inspection port 202 of a reticle inspection
station 250. Arm 210 may rotate and can extend towards an external port 204 when
in its state denoted by reference number 210'. Similarly, when in its state denoted by
35 reference number 210'', the robotic arm can also extend towards a storage port 206 of
a reticle stocker station 216 that typically includes several slots or tracks for storing
reticles. The robotic arm is designed to further extend and retrieve a reticle 214 from
40 reticle stocker station 216.

45 A typical inspection process, according to one embodiment of the present
invention, may begin after reticle 214 is placed on external port 204, with the
intention of storing the reticle in reticle stocker station 216 until it is used in a

5 subsequent inspection application, for example. Robotic arm in its position 210' transports the reticle from external port 204 and stores it in a loading port of reticle stocker station 216 by extending as shown in Figure 9. When the reticle is needed for
10 production, for example, robotic arm 210'' retrieves reticle 214 from the loading port and places it on inspection port 202 of inspection system 250.

15 The inspection system 250 is coupled with a computer system 252 where inspection process 108 of Figure 6 detailed above is carried out and it is determined whether the reticle has passed inspection. The computer system 252 may be integral
20 to inspection system 250 or separate from the inspection system 250. The inspection system 250 receives data 254 regarding the designer's intent in the form of data structures, for example, having flags for regions that require special inspection. Additionally, the computer system 252 receives image data from the inspection
25 system 250. The image data is analyzed based, at least in part, on the user's design intent data 254. After the reticle inspection has concluded, reticle 214 is placed on external port 204 so that it may be carried to a fabrication facility for use, assuming of
30 course, that it has passed inspection. Alternatively, the reticle 214 may be repaired or remade.

40 Suitable computer systems for use in implementing and controlling the methods in the present invention (e.g., controlling the settings of the various scanning apparatus components, retrieving database records specifying regions of normal and
45 enhanced analysis, storing baseline image of the reticle, storing a new image of the reticle, comparing the new image with the baseline image, storing the location of

5 defects, etc.) may be obtained from various vendors. In one preferred embodiment,
an appropriately programmed Silicon Graphics 0-200 computer (Mountain View,
California) or Sun SPARC (Sun Microsystems, Sunnyvale, California) may be
10 employed. In any case, the computer system preferably has one or more processors
coupled to input/output ports, and one or more memories via appropriate buses or
15 other communication mechanisms.

The term "electronic representation" as used herein covers any machine
20 readable representation. Typically, such representations are stored on magnetic,
electronic, or optically readable media. The content of such representations may be
transmitted as electrical signals, magnetic signals, electromagnetic signals, optical
25 signals, etc.

Preferably, an optical, electron beam, or other inspection system is integrated
30 with a computer system which implements many of the method steps of this
invention. Such composite system preferably includes at least (a) a baseline image
(preferably compacted) stored in a memory, (b) an imaging system arranged to
35 generate an optical or electron beam image of the reticle, and (c) a processing unit
configured to compare the baseline and current test images and thereby identify
40 defects. At a minimum, the imaging system will usually include (i) a source of
illumination oriented to direct radiation onto a specified location of the reticle; and
(ii) one or more detectors oriented to detect an image of the reticle from the source
45 which has been scattered by the reticle. The imaging system may also include a
scanning means.

5 Although the foregoing invention has been described in some detail for
purposes of clarity of understanding, it will be apparent that certain changes and
modifications may be practiced within the scope of the appended claims. It should be
10 noted that there are many alternative ways of implementing both the process and
apparatus of the present invention. For example, critical areas of the circuit pattern
may be flagged by providing tags within a corresponding schematic netlist or
15 database, and the schematic database is then used to inspect the reticle. By way of
another example, regions may be flagged to indicate a less stringent or no inspection
(e.g., for the noncritical CMP layer). Additionally, the regions may be flagged to
20 indicate an extra inspection analysis, in addition to a normal analysis that is
performed on both the unflagged and flagged regions. Accordingly, the present
25 embodiments are to be considered as illustrative and not restrictive, and the invention
is not to be limited to the details given herein, but may be modified within the scope
30 and equivalents of the appended claims.

Claims

5

10

15

20

25

30

35

40

45

50

55

5

CLAIMS

WHAT IS CLAIMED IS:

10

1. A circuit design for use with electronic design automation (EDA) tools in designing integrated circuits, the circuit design being stored on a computer readable medium and containing an electronic representation of a layout pattern for at least one layer of the circuit design on an integrated circuit, the layout pattern comprising a flagged critical region which corresponds to a critical region on a reticle or integrated circuit that is susceptible to special inspection or fabrication procedure, wherein the flagged critical region contains a flag that is readable by an inspection or fabrication system.

25

2. A circuit design as recited in claim 1, wherein the circuit design is reusable.

30

3. A circuit design as recited in claims 1 or 2, wherein the special analysis is performed during a process selected from the group consisting of reticle inspection, reticle production, integrated circuit fabrication, and fabricated integrated circuit inspection.

35

40

4. A circuit design as recited in any of claims 1-3, wherein the circuit design includes (i) a base representation containing the entire layout pattern without denoting the flagged critical region and (ii) a shadow representation that flags the critical region without denoting the entire layout pattern.

45

50

55

5

5. A circuit design as recited in claim 4, wherein both the base and shadow representation are configured together to provide instructions for generating or inspecting a single reticle.

10

15

6. A circuit design as recited in claims 4 or 5, wherein the base representation is configured to be converted into a single reticle while the shadow representation is configured to provide instructions to an inspection system used to inspect the single reticle.

20

25

7. A circuit design as recited in any of claims 1-6, wherein the special inspection procedure includes using a high stringency threshold to compare the critical region of the reticle or integrated circuit to the flagged critical region of the layout pattern and using a normal stringency threshold to compare a normal region of the reticle or integrated circuit that is outside of the flagged critical region to a normal region of the layout pattern that is outside the flagged critical region of the layout pattern.

30

35

40

8. A circuit design as recited in any of claims 1-6, wherein the special inspection procedure includes using a high stringency threshold to compare the critical region of the reticle or integrated circuit to the flagged critical region of the layout pattern and a normal region of the reticle or integrated circuit that is outside of the flagged critical region is not compared to a normal region of the layout pattern that is outside the flagged critical region of the layout pattern.

45

50

55

5

9. A circuit design as recited in claim 8, wherein the higher stringency threshold is used to compare a line width of the reticle critical region with a line width of the flagged critical region of the layout pattern.

10

15

10. A circuit design as recited in claim 8, wherein the high stringency threshold is used to compare an area of the reticle critical region with an area of the flagged critical region of the layout pattern.

20

25

11. A circuit design as recited in any of claims 1-10, wherein the special inspection is performed to determine whether there is a defect in the critical region.

30

12. A circuit design as recited in any of claims 1-11, wherein the special inspection or fabrication procedure is qualitatively different from a normal inspection or fabrication associated with nonflagged regions of the layout pattern.

35

40

13. A circuit design as recited in any of claims 1-12, the layout pattern comprising a second flagged critical region which corresponds to a second critical region on a reticle or integrated circuit that is susceptible to second special inspection or fabrication procedures that are quantitatively different from the first inspection or fabrication procedures.

45

50

55

5 14. A circuit design as recited in any of claims 1-12, wherein the layout pattern
 comprising a second flagged critical region which corresponds to a second critical
 region on a reticle or integrated circuit that is susceptible to second special inspection
10 or fabrication procedures that are qualitatively different from the first inspection or
 fabrication procedures.

15 15. A method of producing a reticle for an integrated circuit device, comprising:

20 providing an electronic representation of a layout pattern for the reticle
 to a reticle producing system, the electronic representation having a flagged critical
 region that indicates to the reticle producing system that an associated critical region
25 of the reticle requires a special production technique; and

 producing a reticle based on the electronic representation, wherein the
30 critical region of the reticle associated with the flagged critical region of the electronic
 representation is produced via the special production technique and other regions of
 the reticle are produced via a normal production technique.

35 16. The method as recited in claim 15, wherein the flagged critical region of the
40 representation contains a flag that is readable by the reticle producing system.

45 17. The method as recited in claims 15 or 16, wherein the flagged critical region is
 identified in a shadow representation which together with a base representation
 defines the entire layout representation.

5

10

18. The method as recited in any of claims 15-17, wherein the critical region of the reticle is produced with a different pattern generating setting than other portions of the reticle.

15

19. The method as recited in claim 18, wherein the pattern generating setting selects a electron beam size.

20

20. The method as recited in any of claims 15-19, further comprising inspecting the critical region of the reticle differently from other portions of the reticle.

25

21. A computer readable medium containing program instructions for producing a reticle for an integrated circuit device, the computer readable medium comprising:

30

computer readable code for providing an electronic representation to a reticle producing system, the electronic representation having a flagged critical region that indicates to the reticle producing system that an associated critical region of the reticle requires a special production technique;

35

40

computer readable code for producing a reticle based on the electronic representation, wherein the critical region of the reticle associated with the flagged critical region of the electronic representation is produced via the special production technique and other regions of the reticle are produced via a normal production technique; and a computer readable medium for storing the computer readable codes.

45

50

55

5

10

22. A method of inspecting a reticle for defining a circuit layer pattern, the reticle having a special analysis region associated with a critical region and a normal analysis region associated with a normal region, the method comprising:

15

providing an electronic representation of the circuit layer pattern, the representation having a normal region of the pattern and a flagged critical region of the pattern;

20

providing a test reticle image of the reticle;

25

providing a baseline representation containing an expected pattern of the test reticle image; and

30

comparing the test reticle image to the baseline representation such that (i) regions of the test reticle image and the baseline representation corresponding to the normal analysis region of the reticle are compared via a normal analysis and (ii) regions of the test reticle image and the baseline representation corresponding to the special analysis region of the reticle are compared via a special analysis.

35

40

23. A method as recited in claim 22, wherein the test reticle image is an electronic optical image.

45

24. A method as recited in claims 22 and 23, wherein the special analysis is performed at a more stringent threshold than the normal analysis.

50

55

5

10

15

25. A method as recited in any of claims 22-24, wherein the normal analysis compares edge positions of corresponding features in the test reticle image and the baseline representation using a first threshold and the special analysis compares edge positions of corresponding features in the test reticle image and the baseline representation using a second threshold.

20

26. A method as recited in any of claims 22-24, wherein the special analysis compares line widths of corresponding features in the test reticle image and the baseline representation.

25

27. A method as recited in 26, wherein the corresponding features are gate electrodes.

30

28. A method as recited in any of claims 22-24, wherein the special analysis compares areas of corresponding features in the test reticle image and the baseline representation.

35

40

29. A method as recited in 28, wherein the corresponding features are vias or contact holes.

45

30. A method as recited in any of claims 22-29, the comparison comprising

50

55

5 determining whether a special parameter of the special analysis region
is within a first threshold of an associated parameter of the baseline special analysis
10 region.

31. A method as recited in claim 30, the comparison further comprising
15 determining whether a normal parameter of the special analysis region
is within a second threshold of an associated parameter of the baseline normal
20 analysis region.

32. A method as recited in claim 31, wherein the second threshold has a greater
25 value than the first threshold.

33. A method as recited in claims 31 or 32, wherein the special parameter is an
30 average width or width of a line in the special analysis region.

34. A method as recited in claim 33, wherein the normal parameter is an edge
35 position of the test normal analysis region.

40 35. A method as recited in claims 31 or 32, wherein the special parameter is an
area of a feature in the special analysis region.
45

5 36. A method as recited in any of claims 22-35, wherein the special analysis implements a qualitatively different algorithm than the normal analysis.

10 37. A method as recited in any of claims 22-36, wherein the baseline image is a rendered version of the representation of the circuit layer pattern that includes test effects.

15 38. A computer readable medium containing program instructions for inspecting a reticle for defining a circuit layer pattern, the reticle having a special analysis region associated with a critical region and a normal analysis region associated with a normal region, the computer readable medium comprising:

20 computer readable code for providing an electronic representation of the circuit layer pattern, the representation having a normal region of the pattern and a flagged critical region of the pattern;

25 computer readable code for providing a test reticle image of the reticle;

30 computer readable code for providing a baseline representation containing an expected pattern of the test reticle image;

35 computer readable code for comparing the test reticle image to the baseline representation such that (i) regions of the test reticle image and the baseline representation corresponding to the normal analysis region of the reticle are compared via a normal analysis and (ii) regions of the test reticle image and the baseline

5 representation corresponding to the special analysis region of the reticle are compared
via a special analysis; and

10 a computer readable medium for storing the computer readable codes.

15 39. A circuit design for use with electronic design automation (EDA) tools in
designing integrated circuits, the circuit design being stored on a computer readable
medium and containing an electronic representation of a layout pattern for at least one
20 layer of the circuit design on an integrated circuit, the layout pattern comprising a
flagged noncritical region which corresponds to a noncritical region on a reticle or
integrated circuit that is susceptible to special inspection or fabrication procedure,
25 wherein the flagged noncritical region contains a flag that is readable by an inspection
or fabrication system.

30 40. A circuit design as recited in claim 39, wherein the special inspection
procedure includes using a low stringency threshold to compare the noncritical region
35 of the reticle or integrated circuit to the flagged noncritical region of the layout
pattern and using a normal stringency threshold to compare a normal region of the
reticle or integrated circuit that is outside of the flagged noncritical region to a normal
40 region of the layout pattern that is outside the flagged noncritical region of the layout
pattern.

1/8

100




Figure 1

2/8




Figure 2




Figure 3

3/8




Figure 4

| Layer #1 | Location | Tag |
|----------|----------|--------------------|
| Cell A = | Figure 1 | $(x,y)_1(x,y)_2$ 1 |
| | Figure 2 | $(x,y)_1(x,y)_2$ 3 |
| | Figure 3 | $(x,y)_1(x,y)_2$ 2 |
| | Figure 4 | $(x,y)_1(x,y)_2$ 3 |
| Cell B = | Cell A | (x,y) - |
| | Cell A | (x,y) - |
| | Cell A | (x,y) - |
| | Cell B | (x,y) - |
| | Cell B | (x,y) - |
| | Cell B | (x,y) - |

500

502

504

506

Figure 5A

4/8

| Layer #1 | Location | Tag | |
|-------------------|------------------|-----|-----|
| Cell A = Figure 1 | $(x,y)_1(x,y)_2$ | 1 | 508 |
| Figure 2 | $(x,y)_1(x,y)_2$ | 0 | |
| Figure 3 | $(x,y)_1(x,y)_2$ | 1 | |
| Figure 4 | $(x,y)_1(x,y)_2$ | 0 | |
| Cell B = Cell A | (x,y) | - | 504 |
| Cell A | (x,y) | - | |
| Cell A | (x,y) | - | 506 |
| Cell B | (x,y) | - | |
| Cell B | (x,y) | - | |
| Cell B | (x,y) | - | |

520

Figure 5B

| Layer #1 | Location | Tag | |
|-------------------|------------------|---------|-----|
| Cell A = Figure 1 | $(x,y)_1(x,y)_2$ | gate | 510 |
| Figure 2 | $(x,y)_1(x,y)_2$ | - | |
| Figure 3 | $(x,y)_1(x,y)_2$ | contact | |
| Figure 4 | $(x,y)_1(x,y)_2$ | - | |
| Cell B = Cell A | (x,y) | - | 504 |
| Cell A | (x,y) | - | |
| Cell A | (x,y) | - | 506 |
| Cell B | (x,y) | - | |
| Cell B | (x,y) | - | |
| Cell B | (x,y) | - | |

530

Figure 5C




Figure 6

6/8




Figure 7

7/8




Figure 8A




Figure 8B




Figure 8C

